



FIG 1A





512 CPU

Extended Hypercube Topology

FIG 1B






FIG. 1C



Quadrant of 512P Single System Image

FIG 1D

FIG 2A






Figure 3






FIG. 21





5530 433460




FIG. 7

FIG 8





FIG 9







FIG 10

1115 ~




FIG. 11

FIG 12




FIG. 13





FIG 14

Control (5-bits)




Crossbar
select[2:0]

Request/Reply bit

End of message bit


Control (5-bits)




Request/Reply bit

End of message bit

Header (67-bits)



Data (doubleword)



Uncorrectable data error bit

Data (quadword)




FIG 15

